

The Temporal Logic of Actions II

Wolfgang Schreiner

Research Institute for Symbolic Computation (RISC-Linz)
Johannes Kepler University, A-4040 Linz, Austria

Wolfgang.Schreiner@risc.uni-linz.ac.at
<http://www.risc.uni-linz.ac.at/people/schreine>

Proving Simple Program Properties

- Program P :

- **var natural** $x, y = 0$
- do**
- $\langle \mathbf{true} \rightarrow x := x + 1 \rangle$
- \square
- $\langle \mathbf{true} \rightarrow y := y + 1 \rangle$
- od**

- TLA Formula Φ :

- $Init_{\Phi} \equiv (x = 0) \wedge (y = 0)$
- $M_1 \equiv (x' = x + 1) \wedge (y' = y)$
- $M_2 \equiv (y' = y + 1) \wedge (x' = x)$
- $M \equiv M_1 \vee M_2$
- $\Phi \equiv Init_{\Phi} \wedge \square[M]_{\langle x, y \rangle}$
 $\wedge WF_{\langle x, y \rangle}(M_1) \wedge WF_{\langle x, y \rangle}(M_2)$

- Program P has property F :

- $\Phi \Rightarrow F$

Invariance Properties

- TLA formula $\Box P$.
- *Partial correctness*
 - If program has terminated, answer is correct.
- *Deadlock freedom*
 - Program is not deadlocked.
- *Mutual exclusion*
 - At most one process is in critical section.
- Proofs based on rule INV1.

$$\frac{I \wedge [N]_f \Rightarrow I'}{I \wedge \Box[N]_f \Rightarrow \Box I}$$

Example: Type Correctness

- Type declarations in TLA:

- Invariance property assuring that program variables are always from certain domain.

- $\Phi \Rightarrow \Box T$

- **natural** x, y

- $T \equiv (x \in \mathbf{Nat}) \wedge (y \in \mathbf{Nat})$.

- Must prove:

- $Init_{\Phi} \Rightarrow T$

- $T \wedge [M]_{\langle x,y \rangle} \Rightarrow T'$

- Then we know:

- Φ

- $\Rightarrow Init_{\Phi} \wedge [M]_{\langle x,y \rangle}$

- $\Rightarrow T \wedge \Box [M]_{\langle x,y \rangle}$

- $\Rightarrow \Box T$

Proof

- Prove $T \wedge [M]_{\langle x, y \rangle} \Rightarrow T'$
 - $T \wedge M_1 \Rightarrow T'$
 - $T \wedge M_2 \Rightarrow T'$
 - $T \wedge (\langle x, y \rangle' = \langle x, y \rangle) \Rightarrow T'$
- Prove $T \wedge M_1 \Rightarrow T'$
 - $T' \equiv ((x \in \mathbf{Nat}) \wedge (y \in \mathbf{Nat}))'$
 - $\equiv (x' \in \mathbf{Nat}) \wedge (y' \in \mathbf{Nat})$
 - $T \wedge M_1 \Rightarrow x' \in \mathbf{Nat} \quad T \wedge M_1 \Rightarrow y' \in \mathbf{Nat}$
- Prove $T \wedge M_1 \Rightarrow x' \in \mathbf{Nat}$
 - $T \wedge M_1$
 - $\Rightarrow (x \in \mathbf{Nat}) \wedge (x' = x + 1)$
 - $\Rightarrow x' \in \mathbf{Nat}$

Proofs “mechanically” guided by the structure of formulas.

General Invariance Proofs

- Special case $\Phi \Rightarrow \Box T$
 - T was invariant of $[M]_{\langle x,y \rangle}$
 - T could be used as I in INV1.
- Generally $\Phi \Rightarrow \Box P$
 - P need *not* be invariant.
 - Find invariant $I \Rightarrow P$
- Creativity is in finding I
 - Invariance proof itself mechanical.

INV1 reduces temporal reasoning to ordinary (non-temporal) reasoning!

More About Invariance Proofs

- Use one invariance property to prove another.
 - Know $\Phi \Rightarrow \Box T$.
 - Prove $\Phi \Rightarrow \Box P$.
- Application of rule INV2.
 - $\vdash \Box I \Rightarrow (\Box[N]_f \equiv \Box[N \wedge I \wedge I']_f)$
 - $\Phi \equiv \text{Init}_\Phi \wedge \Box[M \wedge T \wedge T']_{\langle x,y \rangle}$
 $\quad \wedge \text{WF}_{\langle x,y \rangle}(M_1) \wedge \text{WF}_{\langle x,y \rangle}(M_2)$
 - Can substitute $M \wedge T \wedge T'$ instead of M for N in INV1.

Eventuality Properties

- Something *eventually* happens.
- *Termination*
 - $\diamond \textit{terminated}$.
- *Service*
 - If process has requested service, it is eventually served.
 - $\textit{requested} \mapsto \textit{served}$.
- *Message delivery*
 - If a message is sent often enough, it is eventually delivered.
 - $(\Box \diamond \textit{sent}) \Rightarrow \diamond \textit{delivered}$.
- $P \mapsto Q$.
 - $\Phi \wedge (n \in \mathbf{Nat}) \Rightarrow \diamond(x > n)$
 - $\Phi \Rightarrow ((n \in \mathbf{Nat} \wedge x = n) \mapsto \diamond(x = n + 1))$

Must be derived from fairness condition!

Example

- Prove WF1

$$\begin{aligned}
 & - P \leftarrow n \in \mathbf{Nat} \wedge x = n \quad Q \leftarrow x = n+1 \\
 & \quad N \leftarrow M, A \leftarrow M_1, f \leftarrow \langle x, y \rangle
 \end{aligned}$$

- Hypotheses:

$$\begin{aligned}
 & - (n \in \mathbf{Nat} \wedge x = n) \wedge [M]_{\langle x, y \rangle} \\
 & \quad \Rightarrow ((n \in \mathbf{Nat} \wedge x' = n) \vee (x' = n+1)) \\
 & (n \in \mathbf{Nat} \wedge x = n) \wedge \langle M_1 \rangle_{\langle x, y \rangle} \\
 & \quad \Rightarrow (x' = n+1)) \\
 & (n \in \mathbf{Nat} \wedge x = n) \wedge \langle M_1 \rangle_{\langle x, y \rangle} \\
 & \quad \Rightarrow \textit{Enabled} \langle M_1 \rangle_{\langle x, y \rangle} \\
 & - \text{From definitions of } M_1 \text{ and } M.
 \end{aligned}$$

- Conclusion:

$$\begin{aligned}
 & - \Box [M]_{\langle x, y \rangle} \wedge \textit{WF}_{\langle x, y \rangle}(M_1) \\
 & \quad \Rightarrow ((n \in \mathbf{Nat} \wedge x = n) \mapsto (x = n+1))
 \end{aligned}$$

Other Properties

- "What about more complicated properties"
 - A behavior begins with x and y both zero, and repeatedly increments either x or y (in a single operation), choosing non-deterministically between them, but choosing each infinitely many times.
- Exactly our formula Φ !
 - No distinction between program and property.
 - View Φ as *description* of program.
 - View Φ as *specification* of program.
- Consider a program Ψ .
 - Show that $\Psi \Rightarrow \Phi$.

Another Example

```

var integer  $x, y = 0$ ;
var semaphore  $sem = 1$ ;
cobegin
  loop
     $\alpha_1: \langle P(sem) \rangle$ ;
     $\beta_1: \langle x := x + 1 \rangle$ 
     $\gamma_1: \langle V(sem) \rangle$ ;
  endloop
[]
  loop
     $\alpha_2: \langle P(sem) \rangle$ ;
     $\beta_2: \langle y := y + 1 \rangle$ 
     $\gamma_2: \langle V(sem) \rangle$ ;
  endloop
coend

```

- Program is *informal* description.
- *Real* definition is formula Ψ .

The Formula Ψ

- $\Psi \equiv \text{Init}_\Psi \wedge \Box[\mathbf{N}]_w \wedge \text{SF}_w(\mathbf{N}_1) \wedge \text{SF}_w(\mathbf{N}_2)$
- $\text{Init}_\Psi \equiv (pc_1 = \text{"a"}) \wedge (pc_2 = \text{"a"})$
 $\wedge (x = 0) \wedge (y = 0) \wedge (sem=1)$
- $w \equiv \langle x, y, sem, pc_1, pc_2 \rangle$
- $\mathbf{N} \equiv \mathbf{N}_1 \vee \mathbf{N}_2$
- $\mathbf{N}_1 \equiv \alpha_1 \vee \beta_1 \vee \gamma_1$
- $\mathbf{N}_2 \equiv \alpha_2 \vee \beta_2 \vee \gamma_2$
- $\alpha_1 \equiv (pc_1 = \text{"a"}) \wedge (0 < sem)$
 $\wedge pc_1' = \text{"b"} \wedge sem' = sem-1$
 $\wedge \text{Unchanged} \langle x, y, pc_2 \rangle$
- $\beta_1 \equiv pc_1 = \text{"b"}$
 $\wedge pc_1' = \text{"g"} \wedge x' = x + 1$
 $\wedge \text{Unchanged} \langle x, y, pc_2 \rangle$
- $\gamma_1 \equiv pc_1 = \text{"g"}$
 $\wedge pc_1' = \text{"a"} \wedge sem' = sem+1$
 $\wedge \text{Unchanged} \langle x, y, pc_2 \rangle$
- $\alpha_2 \equiv \dots, \beta_2 \equiv \dots, \gamma_2 \equiv \dots$

The Next-State Relation

- α_1 step:

- Starts in state with $pc_1 = \text{“a”}$ (first process is at control point α_1) and $0 < sem$ (no process in critical section).
- Ends in state with $pc_1 = \text{“b”}$ (first process is at control point β_1).
- Decrements sem and does not change x, y, pc_2 .

- N_1 step:

- α_1 step or β_1 step or γ_1 step.
- Execution of atomic operation by first process.

- N step:

- Step of either process.
- The program's next-state relation.

The Fairness Requirement

- Ψ shall implement Φ .
 - x and y must be incremented infinitely often.
 - Infinitely many N_1 and N_2 steps must occur.
- Assume only N_2 steps occur.
- Does $WF_w(N_1)$ rule out this?
 - *Enabled* $\alpha_1 \equiv (pc_1 = \text{"a"}) \wedge (0 \text{ i sem})$.
 - α_1 is enabled and disabled infinitely often.
 - $\langle N_1 \rangle_w$ is disabled infinitely often.
 - $WF_w(N_1)$ still holds for this behavior!
- Does $SF_w(N_1)$ rule out this?
 - Either $\langle N_1 \rangle_w$ is eventually disabled forever, or infinitely many $\langle N_1 \rangle_w$ steps occur.
 - $\langle N_1 \rangle_w$ is enabled infinitely often.
 - $SF_w(N_1)$ does not hold for this behavior!

Need strong fairness condition!

Proving Ψ Implements Φ

- Prove $\Psi \Rightarrow \Phi$

- $Init_{\Psi} \Rightarrow Init_{\Phi}$
- $\Box[N]_w \Rightarrow \Box[M]_{\langle x,y \rangle}$
- $\Psi \Rightarrow WF_{\langle x,y \rangle}(M_1) \wedge WF_{\langle x,y \rangle}(M_2)$

- Proof of Step Simulation:

- $[N]_w \Rightarrow [M]_{\langle x,y \rangle}$
- $[N]_w \equiv \alpha_1 \vee \dots \vee \gamma_2 \vee (w' = w)$
- $\beta_1 \Rightarrow M_1$
- $\beta_2 \Rightarrow M_2$
- $(\langle x, y \rangle' = \langle x, y \rangle)$ for all others.

Proof of Fairness

- $\Psi \Rightarrow WF_{\langle x,y \rangle}(M_1)$

- x is incremented infinitely often.
- Application of SF_2 .
- Use β_1 for B.
- Strengthen N by invariant I through application of INV_2 .
- $I \equiv x \in \mathbf{Nat}$
 $\wedge (((sem=1) \wedge (pc_1 = pc_2 = "a"))$
 $\vee ((sem=0)$
 $\wedge (((pc_1 = "a") \wedge (pc_2 \in \{ "b", "g" \}))$
 $\vee ((pc_2 = "a")$
 $\wedge (pc_1 \in \{ "b", "g" \}))))))$

For details, see the paper.

Hiding Variables

- A simple processor/memory interface:
 - Processor issues *read* and *write* operations executed by memory.
- Three interface registers:
 - *op*: set by processor to indicate operation, reset by memory after operation.
 - *adr* set by processor to indicate memory address to be read or written.
 - *val* set by processor to indicate value to be written, set by memory to return result of *read*.
- Specification Φ :
 - $memory(n)$ current value of location n .
 - **Address** set of legal address.
 - **MemVal** set of possible memory values.
 - Action $S(m,v)$ assignment $memory(m):=v$.
 - Processor actions R_{proc}, W_{proc} .
 - Memory responses R_{mem}, W_{mem} .

Formal Specification

- $\Phi \equiv \text{Init}_\Phi \wedge \Box[N]_w \wedge \text{WF}_w(N_{mem})$
- $\text{Init}_\Phi \equiv op = \text{"ready"}$
 $\wedge \forall n \in \mathbf{Address}: \text{memory}(n) \in \mathbf{MemVal}$
- $N \equiv N_{mem} \vee R_{proc} \vee W_{proc}$
- $N_{mem} \equiv R_{mem} \vee W_{mem}$
- $w \equiv \langle op, adr, val, memory \rangle$
- $S(m,v) \equiv \forall n \in \mathbf{Address}: \begin{aligned} &(n = m) \Rightarrow (\text{memory}(n)' = v) \\ &\wedge (n \neq m) \Rightarrow (\text{memory}(n)' = \text{memory}(n)) \end{aligned}$
- **Fairness condition:**
 - Memory eventually responds to each request.
 - Processor need not issue requests.

Formal Specification (Contd)

- $R_{proc} \equiv op = \text{"ready"}$
 $\wedge op' = \text{"read"} \wedge adr' \in \mathbf{Address}$
 $\wedge memory' = memory$
- $W_{proc} \equiv op = \text{"ready"}$
 $\wedge op' = \text{"write"} \wedge adr' \in \mathbf{Address}$
 $\wedge val' \in \mathbf{MemVal}$
 $\wedge memory' = memory$
- $R_{mem} \equiv op = \text{"read"}$
 $\wedge op' = \text{"ready"} \wedge val' = memory(adr)$
 $\wedge memory' = memory$
- $W_{mem} \equiv op = \text{"write"}$
 $\wedge op' = \text{"ready"}$
 $\wedge S(adr, val)$
- Only interested in memory *interface*:
 - Behavior of op, adr, val .
 - Behavior of $memory$ should be hidden.
 - $\exists memory : \Phi$.

Quantification over Flexible Variables

- $\exists x: F$
 - Flexible variable x .
 - There exists values for x such that F holds.
- Auxiliary definitions:
 - $s =_x t$: states s and t assign same values to all variables other than x .
 - $s =_x t \equiv \forall 'v' \neq 'x' s[[v]] = t[[v]]$
 - $\langle s_0, s_1, \dots \rangle =_x \langle t_0, t_1, \dots \rangle \equiv \forall n \in \mathbf{Nat}: s_n =_x t_n$

Quantification over Flexible Variables

- “Obvious” definition:

- $\sigma[[\exists x: F]] \equiv \exists \tau \in \mathbf{St}^\infty: (\sigma =_x \tau) \wedge \tau[[F]]$

- Not correct since not necessarily invariant under stuttering!

- Remove stuttering steps:

- $\# \langle s_0, s_1, \dots \rangle \equiv$

- if** $\forall n \in \mathbf{Nat}: s_n = s_0$

- then** $\langle s_0, s_0, \dots \rangle$

- else if** $s_1 = s_0$ **then** $\# \langle s_1, s_2, \dots \rangle$

- else** $\langle s_0 \rangle \circ \# \langle s_1, \dots \rangle$

- TLA = STLA + quantification.

- Existential quantifier over flexible and rigid variables.

- All TLA formulas are invariant under stuttering:

- $\# \sigma = \# \tau \Rightarrow \sigma[[F]] = \tau[[F]]$

Quantification in TLA

- Syntax:

- $\langle \text{general formula} \rangle \equiv \langle \text{STLA formula} \rangle$
- $| \exists \langle \text{flexible variable} \rangle : \langle \text{general formula} \rangle$
- $| \exists \langle \text{rigid variable} \rangle : \langle \text{general formula} \rangle$
- $| \langle \text{general formula} \rangle \wedge \langle \text{general formula} \rangle$
- $| \neg \langle \text{general formula} \rangle$

- Semantics:

- $\sigma[[\exists x: F]] \equiv \exists \rho, \tau \in \mathbf{St}^\infty:$
 $(\# \sigma = \# \rho) \wedge (\rho =_x \tau) \wedge \tau[[F]]$
- $\sigma[[\exists c: F]] \equiv \exists c \in \mathbf{Val}: \sigma[[F]]$

- Proof rules:

- E1. $\vdash F(f/x) \Rightarrow \exists x: F$
- E2. $\frac{F \Rightarrow G}{(\exists x: F) \Rightarrow G}$, x not free in G .
- F1. $\vdash F(e/c) \Rightarrow \exists c: F$
- F2. $\frac{F \Rightarrow G}{(\exists c: F) \Rightarrow G}$, c not free in G .

Refinement Mappings

- Implementation of memory interface.
 - $\exists memory: \Phi$.
 - Main memory *main* and cache memory *cache*.
 - $cache(m)$ cache value for location m or \perp .
- Actions:
 - $T(a, m, v)$ assignment $a(m) := v$.
 - R_{pro}, W_{pro} processor *read* and *write* request.
 - R_{cch}, W_{cch} response to processor requests serviced by the cache.
 - $C_{get}(m), C_{fl}(m)$ moving value from memory to cache and flushing value from cache to memory.
 - P next-state relation (disjunctions of all actions).
 - F disjunction of memory actions.

A Simple Cached Memory

- $\Phi \equiv \text{Init}_\Phi \wedge \Box[P]_u \wedge \text{WF}_u(F)$.
- $\text{Init}_\Phi \equiv op = \text{"ready"}$
 $\wedge \forall n \in \mathbf{Address}$:
 $(\text{main}(n) \in \mathbf{MemVal}) \wedge (\text{cache}(n) = \perp)$
- $u \equiv \langle op, adr, val, main, cache \rangle$
- $P \equiv R_{pro} \vee W_{pro} \vee R_{cch} \vee W_{cch}$
 $\vee (\exists m \in \mathbf{Address}: C_{get}(m) \vee C_{fl}(m))$
- $F \equiv R_{pro} \vee W_{pro} \vee (C_{get}(adr) \wedge (op = \text{"read"}))$
- $T(a, m, v) \equiv \forall n \in \mathbf{Address}$:
 $(n = m) \Rightarrow (a'(n) = v)$
 $\wedge (n' \neq m) \Rightarrow (a'(n) = a(n))$
- $R_{pro} \equiv op = \text{"ready"}$
 $\wedge op' = \text{"read"} \wedge adr' \in \mathbf{Address}$
 $\wedge \text{Unchanged} \langle main, cache \rangle$
- $W_{pro} \equiv op = \text{"ready"}$
 $\wedge op' = \text{"write"} \wedge adr' \in \mathbf{Address}$
 $\wedge val' \in \mathbf{MemVal}$
 $\wedge \text{Unchanged} \langle main, cache \rangle$

A Simple Cached Memory (Contd)

- $C_{get}(m) \equiv cache(m) = \perp$
 $\wedge T(cache, m, main(m))$
 $\wedge Unchanged \langle op, adr, val, main \rangle$
- $R_{cch} \equiv op = \text{"read"} \wedge cache(adr) \neq \perp$
 $\wedge op' = \text{"ready"} \wedge val' = cache(adr)$
 $\wedge Unchanged \langle main, cache \rangle$
- $W_{cch} \equiv op = \text{"write"}$
 $\wedge op' = \text{"ready"} \wedge T(cache, adr, val)$
 $\wedge Unchanged main$
- $C_{fl}(m) \equiv cache(m) \neq \perp$
 $\wedge (op \neq \text{"read"} \vee m \neq adr)$
 $\wedge T(main, m, cache(m))$
 $\wedge T(cache, m, \perp)$
 $\wedge Unchanged \langle op, adr, val \rangle$

Formal Specification

- Correctness statement:

- $(\exists main, cache: \Psi) \Rightarrow (\exists memory: \Phi)$

- Proof:

- $\overline{memory}(m) \equiv \mathbf{if} \text{ cache}(m) = \perp$
 $\mathbf{then} \text{ main}(m) \mathbf{else} \text{ cache}(m)$

- $\Psi \Rightarrow \Phi(\overline{memory}/memory)$

- “Concrete” state function \overline{memory} implements “abstract” variable $memory$.

- Cached memory still abstract:

- No particular cache maintenance policy is specified.

- Given a concrete caching algorithm, it has to be proved that it implements the simple cached memory.

Refinement Mappings

● *Refinement Mappings*

- Prove: $(\exists x_1, \dots, x_m: \Psi) \Rightarrow (\exists y_1, \dots, y_n: \Phi)$
- Define state functions $\overline{y}_1, \dots, \overline{y}_n$ in terms of the variables occurring in Ψ .
- Prove $\Psi \Rightarrow \overline{\Phi}$.
- $\overline{\Phi} := \Phi(\overline{y}_1/y_1, \dots, \overline{y}_n/y_n)$.

● Mapping need not exist:

- Can prove: $(\exists sem, pc_1, pc_2: \Psi) \Rightarrow \Phi$.
- Cannot prove: $\Phi \Rightarrow (\exists sem, pc_1, pc_2: \Psi)$
- Cannot define state functions $\overline{sem}, \overline{pc}_1, \overline{pc}_2$ in terms of x and y .

● Addition of auxiliary variables:

- $(\exists h, p: \Phi^{hp}) \Rightarrow (\exists sem, pc_1, pc_2: \Psi)$
- Using auxiliary variables, refinement mappings can be always found.

Summary

- TLA formulas describe algorithms:
 - Effects of all statements.
 - Control flow.
 - Liveness properties.
- Advantages:
 - Independent of language.
 - *All* information is explicitly specified in mathematical formulas.
- Problems:
 - TLA formulas may get very large.
 - Good structure and abstractions required to manage complexity.